

Fig.2







Fig.3












Fig.7










Fig.9

Fig.10





lower-order 2 coding circuit \$25 18 code compositing circuit P1F P2F P0F P3F 19 generating circuit control signal CIF 1 C2F ٧ α, Vr3f Vr1f Vr2f 5 Vrb **S32 S33** ह्य R32≶ ₩ ₩ Vr3c P3C  $|R24 \lessgtr S23|$ \$22 higher-order coding circuit R22 ≶ R23 ₹ \$1 Vr2c 020 4 | R14 \brace \square \square \text{S13} R12≶ R13≶ Vr1c 010 <u>=</u> 늉 **S02 S**03 R04 ≫ **R**02 **R**03 **R**01

Fig.12 Prior Art